MCUSW
Dio_Cfg.h
Go to the documentation of this file.
1 /*
2 *
3 * Copyright (c) 2023 Texas Instruments Incorporated
4 *
5 * All rights reserved not granted herein.
6 *
7 * Limited License.
8 *
9 * Texas Instruments Incorporated grants a world-wide, royalty-free, non-exclusive
10 * license under copyrights and patents it now or hereafter owns or controls to make,
11 * have made, use, import, offer to sell and sell ("Utilize") this software subject to the
12 * terms herein. With respect to the foregoing patent license, such license is granted
13 * solely to the extent that any such patent is necessary to Utilize the software alone.
14 * The patent license shall not apply to any combinations which include this software,
15 * other than combinations with devices manufactured by or for TI ("TI Devices").
16 * No hardware patent is licensed hereunder.
17 *
18 * Redistributions must preserve existing copyright notices and reproduce this license
19 * (including the above copyright notice and the disclaimer and (if applicable) source
20 * code license limitations below) in the documentation and/or other materials provided
21 * with the distribution
22 *
23 * Redistribution and use in binary form, without modification, are permitted provided
24 * that the following conditions are met:
25 *
26 * * No reverse engineering, decompilation, or disassembly of this software is
27 * permitted with respect to any software provided in binary form.
28 *
29 * * any redistribution and use are licensed by TI for use only with TI Devices.
30 *
31 * * Nothing shall obligate TI to provide you with source code for the software
32 * licensed and provided to you in object code.
33 *
34 * If software source code is provided to you, modification and redistribution of the
35 * source code are permitted provided that the following conditions are met:
36 *
37 * * any redistribution and use of the source code, including any resulting derivative
38 * works, are licensed by TI for use only with TI Devices.
39 *
40 * * any redistribution and use of any object code compiled from the source code
41 * and any resulting derivative works, are licensed by TI for use only with TI Devices.
42 *
43 * Neither the name of Texas Instruments Incorporated nor the names of its suppliers
44 *
45 * may be used to endorse or promote products derived from this software without
46 * specific prior written permission.
47 *
48 * DISCLAIMER.
49 *
50 * THIS SOFTWARE IS PROVIDED BY TI AND TI'S LICENSORS "AS IS" AND ANY EXPRESS
51 * OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
52 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
53 * IN NO EVENT SHALL TI AND TI'S LICENSORS BE LIABLE FOR ANY DIRECT, INDIRECT,
54 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
55 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
56 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
57 * OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
58 * OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED
59 * OF THE POSSIBILITY OF SUCH DAMAGE.
60 *
61 */
62 /***********************************************************************
63  Project: DIO_CONFIG_J721E
64  Date : 2022-11-29 01:31:24
65 
66  This file is generated by EB Tresos
67  Do not modify this file, otherwise the software may behave in
68  unexpected way.
69 
70  ***********************************************************************/
86 #ifndef DIO_CFG_H_
87 #define DIO_CFG_H_
88 
89 /* ========================================================================== */
90 /* Include Files */
91 /* ========================================================================== */
92 
93 #include "Dem.h"
94 
95 #ifdef __cplusplus
96 extern "C" {
97 #endif
98 
99 /* ========================================================================== */
100 /* Macros & Typedefs */
101 /* ========================================================================== */
103 #define DIO_INSTANCE_ID ((uint8) 0U)
104 
112 #define DIO_DEV_ERROR_DETECT (STD_ON)
113 
115 #define DIO_VERSION_INFO_API (STD_ON)
116 
118 #define DIO_FLIP_CHANNEL_API (STD_ON)
119 
121 #define DIO_REGISTER_READBACK_API (STD_ON)
122 /* @} */
123 
125 #define DIO_ENABLED_PORT_MASK (0U | (1U << 0)\
126  | (1U << 1)\
127  | (1U << 6)\
128  | (1U << 7)\
129  | (1U << 8)\
130  | (1U << 10)\
131  | (1U << 11)\
132 )
133 
134 /* Design : MCAL-5455, MCAL-5533 */
143 #define DioConf_DioPort_WKUP_GPIO0_B01 ((Dio_PortType) 0U)
144 
145 #define DioConf_DioPort_WKUP_GPIO0_B23 ((Dio_PortType) 1U)
146 
147 #define DioConf_DioPort_GPIO0_B01 ((Dio_PortType) 6U)
148 
149 #define DioConf_DioPort_GPIO0_B23 ((Dio_PortType) 7U)
150 
151 #define DioConf_DioPort_GPIO0_B45 ((Dio_PortType) 8U)
152 
153 #define DioConf_DioPort_GPIO1_B01 ((Dio_PortType) 10U)
154 
155 #define DioConf_DioPort_GPIO1_B23 ((Dio_PortType) 11U)
156 /* @} */
157 
158 
159 /* Design : MCAL-5457, MCAL-5490, MCAL-5487, MCAL-5436*/
205 #define DioConf_DioChannel_CAN_TRCV_MCU_MCAN_0 ((Dio_ChannelType) 0U)
206 
207 #define CAN_TRCV_MCU_MCAN_0 DioConf_DioChannel_CAN_TRCV_MCU_MCAN_0
208 
211 #define DioConf_DioChannel_WKUP_GPIO0_B01_Ch1 ((Dio_ChannelType) 1U)
212 
213 #define WKUP_GPIO0_B01_Ch1 DioConf_DioChannel_WKUP_GPIO0_B01_Ch1
214 
218 #define DioConf_DioChannel_CAN_TRCV_MCU_MCAN_1 ((Dio_ChannelType) 2U)
219 
220 #define CAN_TRCV_MCU_MCAN_1 DioConf_DioChannel_CAN_TRCV_MCU_MCAN_1
221 
224 #define DioConf_DioChannel_WKUP_GPIO0_B01_Ch3 ((Dio_ChannelType) 3U)
225 
226 #define WKUP_GPIO0_B01_Ch3 DioConf_DioChannel_WKUP_GPIO0_B01_Ch3
227 
230 #define DioConf_DioChannel_WKUP_GPIO0_B01_Ch4 ((Dio_ChannelType) 4U)
231 
232 #define WKUP_GPIO0_B01_Ch4 DioConf_DioChannel_WKUP_GPIO0_B01_Ch4
233 
236 #define DioConf_DioChannel_WKUP_GPIO0_B01_Ch5 ((Dio_ChannelType) 5U)
237 
238 #define WKUP_GPIO0_B01_Ch5 DioConf_DioChannel_WKUP_GPIO0_B01_Ch5
239 
242 #define DioConf_DioChannel_WKUP_GPIO0_B01_Ch6 ((Dio_ChannelType) 6U)
243 
244 #define WKUP_GPIO0_B01_Ch6 DioConf_DioChannel_WKUP_GPIO0_B01_Ch6
245 
248 #define DioConf_DioChannel_WKUP_GPIO0_B01_Ch7 ((Dio_ChannelType) 7U)
249 
250 #define WKUP_GPIO0_B01_Ch7 DioConf_DioChannel_WKUP_GPIO0_B01_Ch7
251 
254 #define DioConf_DioChannel_WKUP_GPIO0_B01_Ch8 ((Dio_ChannelType) 8U)
255 
256 #define WKUP_GPIO0_B01_Ch8 DioConf_DioChannel_WKUP_GPIO0_B01_Ch8
257 
260 #define DioConf_DioChannel_WKUP_GPIO0_B01_Ch9 ((Dio_ChannelType) 9U)
261 
262 #define WKUP_GPIO0_B01_Ch9 DioConf_DioChannel_WKUP_GPIO0_B01_Ch9
263 
266 #define DioConf_DioChannel_WKUP_GPIO0_B01_Ch10 ((Dio_ChannelType) 10U)
267 
268 #define WKUP_GPIO0_B01_Ch10 DioConf_DioChannel_WKUP_GPIO0_B01_Ch10
269 
272 #define DioConf_DioChannel_WKUP_GPIO0_B01_Ch11 ((Dio_ChannelType) 11U)
273 
274 #define WKUP_GPIO0_B01_Ch11 DioConf_DioChannel_WKUP_GPIO0_B01_Ch11
275 
278 #define DioConf_DioChannel_WKUP_GPIO0_B01_Ch12 ((Dio_ChannelType) 12U)
279 
280 #define WKUP_GPIO0_B01_Ch12 DioConf_DioChannel_WKUP_GPIO0_B01_Ch12
281 
284 #define DioConf_DioChannel_WKUP_GPIO0_B01_Ch13 ((Dio_ChannelType) 13U)
285 
286 #define WKUP_GPIO0_B01_Ch13 DioConf_DioChannel_WKUP_GPIO0_B01_Ch13
287 
290 #define DioConf_DioChannel_WKUP_GPIO0_B01_Ch14 ((Dio_ChannelType) 14U)
291 
292 #define WKUP_GPIO0_B01_Ch14 DioConf_DioChannel_WKUP_GPIO0_B01_Ch14
293 
296 #define DioConf_DioChannel_WKUP_GPIO0_B01_Ch15 ((Dio_ChannelType) 15U)
297 
298 #define WKUP_GPIO0_B01_Ch15 DioConf_DioChannel_WKUP_GPIO0_B01_Ch15
299 
302 #define DioConf_DioChannel_WKUP_GPIO0_B01_Ch16 ((Dio_ChannelType) 16U)
303 
304 #define WKUP_GPIO0_B01_Ch16 DioConf_DioChannel_WKUP_GPIO0_B01_Ch16
305 
308 #define DioConf_DioChannel_WKUP_GPIO0_B01_Ch17 ((Dio_ChannelType) 17U)
309 
310 #define WKUP_GPIO0_B01_Ch17 DioConf_DioChannel_WKUP_GPIO0_B01_Ch17
311 
314 #define DioConf_DioChannel_WKUP_GPIO0_B01_Ch18 ((Dio_ChannelType) 18U)
315 
316 #define WKUP_GPIO0_B01_Ch18 DioConf_DioChannel_WKUP_GPIO0_B01_Ch18
317 
320 #define DioConf_DioChannel_WKUP_GPIO0_B01_Ch19 ((Dio_ChannelType) 19U)
321 
322 #define WKUP_GPIO0_B01_Ch19 DioConf_DioChannel_WKUP_GPIO0_B01_Ch19
323 
326 #define DioConf_DioChannel_WKUP_GPIO0_B01_Ch20 ((Dio_ChannelType) 20U)
327 
328 #define WKUP_GPIO0_B01_Ch20 DioConf_DioChannel_WKUP_GPIO0_B01_Ch20
329 
332 #define DioConf_DioChannel_WKUP_GPIO0_B01_Ch21 ((Dio_ChannelType) 21U)
333 
334 #define WKUP_GPIO0_B01_Ch21 DioConf_DioChannel_WKUP_GPIO0_B01_Ch21
335 
338 #define DioConf_DioChannel_WKUP_GPIO0_B01_Ch22 ((Dio_ChannelType) 22U)
339 
340 #define WKUP_GPIO0_B01_Ch22 DioConf_DioChannel_WKUP_GPIO0_B01_Ch22
341 
344 #define DioConf_DioChannel_WKUP_GPIO0_B01_Ch23 ((Dio_ChannelType) 23U)
345 
346 #define WKUP_GPIO0_B01_Ch23 DioConf_DioChannel_WKUP_GPIO0_B01_Ch23
347 
350 #define DioConf_DioChannel_WKUP_GPIO0_B01_Ch24 ((Dio_ChannelType) 24U)
351 
352 #define WKUP_GPIO0_B01_Ch24 DioConf_DioChannel_WKUP_GPIO0_B01_Ch24
353 
356 #define DioConf_DioChannel_WKUP_GPIO0_B01_Ch25 ((Dio_ChannelType) 25U)
357 
358 #define WKUP_GPIO0_B01_Ch25 DioConf_DioChannel_WKUP_GPIO0_B01_Ch25
359 
362 #define DioConf_DioChannel_WKUP_GPIO0_B01_Ch26 ((Dio_ChannelType) 26U)
363 
364 #define WKUP_GPIO0_B01_Ch26 DioConf_DioChannel_WKUP_GPIO0_B01_Ch26
365 
368 #define DioConf_DioChannel_WKUP_GPIO0_B01_Ch27 ((Dio_ChannelType) 27U)
369 
370 #define WKUP_GPIO0_B01_Ch27 DioConf_DioChannel_WKUP_GPIO0_B01_Ch27
371 
374 #define DioConf_DioChannel_WKUP_GPIO0_B01_Ch28 ((Dio_ChannelType) 28U)
375 
376 #define WKUP_GPIO0_B01_Ch28 DioConf_DioChannel_WKUP_GPIO0_B01_Ch28
377 
380 #define DioConf_DioChannel_WKUP_GPIO0_B01_Ch29 ((Dio_ChannelType) 29U)
381 
382 #define WKUP_GPIO0_B01_Ch29 DioConf_DioChannel_WKUP_GPIO0_B01_Ch29
383 
386 #define DioConf_DioChannel_WKUP_GPIO0_B01_Ch30 ((Dio_ChannelType) 30U)
387 
388 #define WKUP_GPIO0_B01_Ch30 DioConf_DioChannel_WKUP_GPIO0_B01_Ch30
389 
392 #define DioConf_DioChannel_WKUP_GPIO0_B01_Ch31 ((Dio_ChannelType) 31U)
393 
394 #define WKUP_GPIO0_B01_Ch31 DioConf_DioChannel_WKUP_GPIO0_B01_Ch31
395 
398 #define DioConf_DioChannel_WKUP_GPIO0_B23_Ch0 ((Dio_ChannelType) 32U)
399 
400 #define WKUP_GPIO0_B23_Ch0 DioConf_DioChannel_WKUP_GPIO0_B23_Ch0
401 
404 #define DioConf_DioChannel_WKUP_GPIO0_B23_Ch1 ((Dio_ChannelType) 33U)
405 
406 #define WKUP_GPIO0_B23_Ch1 DioConf_DioChannel_WKUP_GPIO0_B23_Ch1
407 
410 #define DioConf_DioChannel_WKUP_GPIO0_B23_Ch2 ((Dio_ChannelType) 34U)
411 
412 #define WKUP_GPIO0_B23_Ch2 DioConf_DioChannel_WKUP_GPIO0_B23_Ch2
413 
416 #define DioConf_DioChannel_WKUP_GPIO0_B23_Ch3 ((Dio_ChannelType) 35U)
417 
418 #define WKUP_GPIO0_B23_Ch3 DioConf_DioChannel_WKUP_GPIO0_B23_Ch3
419 
422 #define DioConf_DioChannel_WKUP_GPIO0_B23_Ch4 ((Dio_ChannelType) 36U)
423 
424 #define WKUP_GPIO0_B23_Ch4 DioConf_DioChannel_WKUP_GPIO0_B23_Ch4
425 
428 #define DioConf_DioChannel_WKUP_GPIO0_B23_Ch5 ((Dio_ChannelType) 37U)
429 
430 #define WKUP_GPIO0_B23_Ch5 DioConf_DioChannel_WKUP_GPIO0_B23_Ch5
431 
434 #define DioConf_DioChannel_WKUP_GPIO0_B23_Ch6 ((Dio_ChannelType) 38U)
435 
436 #define WKUP_GPIO0_B23_Ch6 DioConf_DioChannel_WKUP_GPIO0_B23_Ch6
437 
440 #define DioConf_DioChannel_WKUP_GPIO0_B23_Ch7 ((Dio_ChannelType) 39U)
441 
442 #define WKUP_GPIO0_B23_Ch7 DioConf_DioChannel_WKUP_GPIO0_B23_Ch7
443 
446 #define DioConf_DioChannel_WKUP_GPIO0_B23_Ch8 ((Dio_ChannelType) 40U)
447 
448 #define WKUP_GPIO0_B23_Ch8 DioConf_DioChannel_WKUP_GPIO0_B23_Ch8
449 
452 #define DioConf_DioChannel_WKUP_GPIO0_B23_Ch9 ((Dio_ChannelType) 41U)
453 
454 #define WKUP_GPIO0_B23_Ch9 DioConf_DioChannel_WKUP_GPIO0_B23_Ch9
455 
458 #define DioConf_DioChannel_WKUP_GPIO0_B23_Ch10 ((Dio_ChannelType) 42U)
459 
460 #define WKUP_GPIO0_B23_Ch10 DioConf_DioChannel_WKUP_GPIO0_B23_Ch10
461 
464 #define DioConf_DioChannel_WKUP_GPIO0_B23_Ch11 ((Dio_ChannelType) 43U)
465 
466 #define WKUP_GPIO0_B23_Ch11 DioConf_DioChannel_WKUP_GPIO0_B23_Ch11
467 
470 #define DioConf_DioChannel_WKUP_GPIO0_B23_Ch12 ((Dio_ChannelType) 44U)
471 
472 #define WKUP_GPIO0_B23_Ch12 DioConf_DioChannel_WKUP_GPIO0_B23_Ch12
473 
476 #define DioConf_DioChannel_WKUP_GPIO0_B23_Ch13 ((Dio_ChannelType) 45U)
477 
478 #define WKUP_GPIO0_B23_Ch13 DioConf_DioChannel_WKUP_GPIO0_B23_Ch13
479 
482 #define DioConf_DioChannel_WKUP_GPIO0_B23_Ch14 ((Dio_ChannelType) 46U)
483 
484 #define WKUP_GPIO0_B23_Ch14 DioConf_DioChannel_WKUP_GPIO0_B23_Ch14
485 
488 #define DioConf_DioChannel_WKUP_GPIO0_B23_Ch15 ((Dio_ChannelType) 47U)
489 
490 #define WKUP_GPIO0_B23_Ch15 DioConf_DioChannel_WKUP_GPIO0_B23_Ch15
491 
494 #define DioConf_DioChannel_WKUP_GPIO0_B23_Ch16 ((Dio_ChannelType) 48U)
495 
496 #define WKUP_GPIO0_B23_Ch16 DioConf_DioChannel_WKUP_GPIO0_B23_Ch16
497 
500 #define DioConf_DioChannel_WKUP_GPIO0_B23_Ch17 ((Dio_ChannelType) 49U)
501 
502 #define WKUP_GPIO0_B23_Ch17 DioConf_DioChannel_WKUP_GPIO0_B23_Ch17
503 
506 #define DioConf_DioChannel_WKUP_GPIO0_B23_Ch18 ((Dio_ChannelType) 50U)
507 
508 #define WKUP_GPIO0_B23_Ch18 DioConf_DioChannel_WKUP_GPIO0_B23_Ch18
509 
512 #define DioConf_DioChannel_WKUP_GPIO0_B23_Ch19 ((Dio_ChannelType) 51U)
513 
514 #define WKUP_GPIO0_B23_Ch19 DioConf_DioChannel_WKUP_GPIO0_B23_Ch19
515 
518 #define DioConf_DioChannel_WKUP_GPIO0_B23_Ch20 ((Dio_ChannelType) 52U)
519 
520 #define WKUP_GPIO0_B23_Ch20 DioConf_DioChannel_WKUP_GPIO0_B23_Ch20
521 
524 #define DioConf_DioChannel_WKUP_GPIO0_B23_Ch21 ((Dio_ChannelType) 53U)
525 
526 #define WKUP_GPIO0_B23_Ch21 DioConf_DioChannel_WKUP_GPIO0_B23_Ch21
527 
531 #define DioConf_DioChannel_WKUP_GPIO0_B23_Ch22 ((Dio_ChannelType) 54U)
532 
533 #define WKUP_GPIO0_B23_Ch22 DioConf_DioChannel_WKUP_GPIO0_B23_Ch22
534 
537 #define DioConf_DioChannel_WKUP_GPIO0_B23_Ch23 ((Dio_ChannelType) 55U)
538 
539 #define WKUP_GPIO0_B23_Ch23 DioConf_DioChannel_WKUP_GPIO0_B23_Ch23
540 
543 #define DioConf_DioChannel_GPIO0_B01_Ch0 ((Dio_ChannelType) 288U)
544 
545 #define GPIO0_B01_Ch0 DioConf_DioChannel_GPIO0_B01_Ch0
546 
549 #define DioConf_DioChannel_GPIO0_B01_Ch1 ((Dio_ChannelType) 289U)
550 
551 #define GPIO0_B01_Ch1 DioConf_DioChannel_GPIO0_B01_Ch1
552 
555 #define DioConf_DioChannel_GPIO0_B01_Ch2 ((Dio_ChannelType) 290U)
556 
557 #define GPIO0_B01_Ch2 DioConf_DioChannel_GPIO0_B01_Ch2
558 
561 #define DioConf_DioChannel_GPIO0_B01_Ch3 ((Dio_ChannelType) 291U)
562 
563 #define GPIO0_B01_Ch3 DioConf_DioChannel_GPIO0_B01_Ch3
564 
567 #define DioConf_DioChannel_GPIO0_B01_Ch4 ((Dio_ChannelType) 292U)
568 
569 #define GPIO0_B01_Ch4 DioConf_DioChannel_GPIO0_B01_Ch4
570 
573 #define DioConf_DioChannel_GPIO0_B01_Ch5 ((Dio_ChannelType) 293U)
574 
575 #define GPIO0_B01_Ch5 DioConf_DioChannel_GPIO0_B01_Ch5
576 
579 #define DioConf_DioChannel_GPIO0_B01_Ch6 ((Dio_ChannelType) 294U)
580 
581 #define GPIO0_B01_Ch6 DioConf_DioChannel_GPIO0_B01_Ch6
582 
585 #define DioConf_DioChannel_GPIO0_B01_Ch7 ((Dio_ChannelType) 295U)
586 
587 #define GPIO0_B01_Ch7 DioConf_DioChannel_GPIO0_B01_Ch7
588 
591 #define DioConf_DioChannel_GPIO0_B01_Ch8 ((Dio_ChannelType) 296U)
592 
593 #define GPIO0_B01_Ch8 DioConf_DioChannel_GPIO0_B01_Ch8
594 
597 #define DioConf_DioChannel_GPIO0_B01_Ch9 ((Dio_ChannelType) 297U)
598 
599 #define GPIO0_B01_Ch9 DioConf_DioChannel_GPIO0_B01_Ch9
600 
603 #define DioConf_DioChannel_GPIO0_B01_Ch10 ((Dio_ChannelType) 298U)
604 
605 #define GPIO0_B01_Ch10 DioConf_DioChannel_GPIO0_B01_Ch10
606 
609 #define DioConf_DioChannel_GPIO0_B01_Ch11 ((Dio_ChannelType) 299U)
610 
611 #define GPIO0_B01_Ch11 DioConf_DioChannel_GPIO0_B01_Ch11
612 
615 #define DioConf_DioChannel_GPIO0_B01_Ch12 ((Dio_ChannelType) 300U)
616 
617 #define GPIO0_B01_Ch12 DioConf_DioChannel_GPIO0_B01_Ch12
618 
621 #define DioConf_DioChannel_GPIO0_B01_Ch13 ((Dio_ChannelType) 301U)
622 
623 #define GPIO0_B01_Ch13 DioConf_DioChannel_GPIO0_B01_Ch13
624 
627 #define DioConf_DioChannel_GPIO0_B01_Ch14 ((Dio_ChannelType) 302U)
628 
629 #define GPIO0_B01_Ch14 DioConf_DioChannel_GPIO0_B01_Ch14
630 
633 #define DioConf_DioChannel_GPIO0_B01_Ch15 ((Dio_ChannelType) 303U)
634 
635 #define GPIO0_B01_Ch15 DioConf_DioChannel_GPIO0_B01_Ch15
636 
639 #define DioConf_DioChannel_GPIO0_B01_Ch16 ((Dio_ChannelType) 304U)
640 
641 #define GPIO0_B01_Ch16 DioConf_DioChannel_GPIO0_B01_Ch16
642 
645 #define DioConf_DioChannel_GPIO0_B01_Ch17 ((Dio_ChannelType) 305U)
646 
647 #define GPIO0_B01_Ch17 DioConf_DioChannel_GPIO0_B01_Ch17
648 
651 #define DioConf_DioChannel_GPIO0_B01_Ch18 ((Dio_ChannelType) 306U)
652 
653 #define GPIO0_B01_Ch18 DioConf_DioChannel_GPIO0_B01_Ch18
654 
657 #define DioConf_DioChannel_GPIO0_B01_Ch19 ((Dio_ChannelType) 307U)
658 
659 #define GPIO0_B01_Ch19 DioConf_DioChannel_GPIO0_B01_Ch19
660 
663 #define DioConf_DioChannel_GPIO0_B01_Ch20 ((Dio_ChannelType) 308U)
664 
665 #define GPIO0_B01_Ch20 DioConf_DioChannel_GPIO0_B01_Ch20
666 
669 #define DioConf_DioChannel_GPIO0_B01_Ch21 ((Dio_ChannelType) 309U)
670 
671 #define GPIO0_B01_Ch21 DioConf_DioChannel_GPIO0_B01_Ch21
672 
675 #define DioConf_DioChannel_GPIO0_B01_Ch22 ((Dio_ChannelType) 310U)
676 
677 #define GPIO0_B01_Ch22 DioConf_DioChannel_GPIO0_B01_Ch22
678 
681 #define DioConf_DioChannel_GPIO0_B01_Ch23 ((Dio_ChannelType) 311U)
682 
683 #define GPIO0_B01_Ch23 DioConf_DioChannel_GPIO0_B01_Ch23
684 
687 #define DioConf_DioChannel_GPIO0_B01_Ch24 ((Dio_ChannelType) 312U)
688 
689 #define GPIO0_B01_Ch24 DioConf_DioChannel_GPIO0_B01_Ch24
690 
693 #define DioConf_DioChannel_GPIO0_B01_Ch25 ((Dio_ChannelType) 313U)
694 
695 #define GPIO0_B01_Ch25 DioConf_DioChannel_GPIO0_B01_Ch25
696 
699 #define DioConf_DioChannel_GPIO0_B01_Ch26 ((Dio_ChannelType) 314U)
700 
701 #define GPIO0_B01_Ch26 DioConf_DioChannel_GPIO0_B01_Ch26
702 
705 #define DioConf_DioChannel_GPIO0_B01_Ch27 ((Dio_ChannelType) 315U)
706 
707 #define GPIO0_B01_Ch27 DioConf_DioChannel_GPIO0_B01_Ch27
708 
711 #define DioConf_DioChannel_GPIO0_B01_Ch28 ((Dio_ChannelType) 316U)
712 
713 #define GPIO0_B01_Ch28 DioConf_DioChannel_GPIO0_B01_Ch28
714 
717 #define DioConf_DioChannel_GPIO0_B01_Ch29 ((Dio_ChannelType) 317U)
718 
719 #define GPIO0_B01_Ch29 DioConf_DioChannel_GPIO0_B01_Ch29
720 
723 #define DioConf_DioChannel_GPIO0_B01_Ch30 ((Dio_ChannelType) 318U)
724 
725 #define GPIO0_B01_Ch30 DioConf_DioChannel_GPIO0_B01_Ch30
726 
729 #define DioConf_DioChannel_GPIO0_B01_Ch31 ((Dio_ChannelType) 319U)
730 
731 #define GPIO0_B01_Ch31 DioConf_DioChannel_GPIO0_B01_Ch31
732 
735 #define DioConf_DioChannel_GPIO0_B23_Ch0 ((Dio_ChannelType) 320U)
736 
737 #define GPIO0_B23_Ch0 DioConf_DioChannel_GPIO0_B23_Ch0
738 
741 #define DioConf_DioChannel_GPIO0_B23_Ch1 ((Dio_ChannelType) 321U)
742 
743 #define GPIO0_B23_Ch1 DioConf_DioChannel_GPIO0_B23_Ch1
744 
747 #define DioConf_DioChannel_GPIO0_B23_Ch2 ((Dio_ChannelType) 322U)
748 
749 #define GPIO0_B23_Ch2 DioConf_DioChannel_GPIO0_B23_Ch2
750 
753 #define DioConf_DioChannel_GPIO0_B23_Ch3 ((Dio_ChannelType) 323U)
754 
755 #define GPIO0_B23_Ch3 DioConf_DioChannel_GPIO0_B23_Ch3
756 
759 #define DioConf_DioChannel_GPIO0_B23_Ch4 ((Dio_ChannelType) 324U)
760 
761 #define GPIO0_B23_Ch4 DioConf_DioChannel_GPIO0_B23_Ch4
762 
765 #define DioConf_DioChannel_GPIO0_B23_Ch5 ((Dio_ChannelType) 325U)
766 
767 #define GPIO0_B23_Ch5 DioConf_DioChannel_GPIO0_B23_Ch5
768 
771 #define DioConf_DioChannel_GPIO0_B23_Ch6 ((Dio_ChannelType) 326U)
772 
773 #define GPIO0_B23_Ch6 DioConf_DioChannel_GPIO0_B23_Ch6
774 
777 #define DioConf_DioChannel_GPIO0_B23_Ch7 ((Dio_ChannelType) 327U)
778 
779 #define GPIO0_B23_Ch7 DioConf_DioChannel_GPIO0_B23_Ch7
780 
783 #define DioConf_DioChannel_GPIO0_B23_Ch8 ((Dio_ChannelType) 328U)
784 
785 #define GPIO0_B23_Ch8 DioConf_DioChannel_GPIO0_B23_Ch8
786 
789 #define DioConf_DioChannel_GPIO0_B23_Ch9 ((Dio_ChannelType) 329U)
790 
791 #define GPIO0_B23_Ch9 DioConf_DioChannel_GPIO0_B23_Ch9
792 
795 #define DioConf_DioChannel_GPIO0_B23_Ch10 ((Dio_ChannelType) 330U)
796 
797 #define GPIO0_B23_Ch10 DioConf_DioChannel_GPIO0_B23_Ch10
798 
801 #define DioConf_DioChannel_GPIO0_B23_Ch11 ((Dio_ChannelType) 331U)
802 
803 #define GPIO0_B23_Ch11 DioConf_DioChannel_GPIO0_B23_Ch11
804 
807 #define DioConf_DioChannel_GPIO0_B23_Ch12 ((Dio_ChannelType) 332U)
808 
809 #define GPIO0_B23_Ch12 DioConf_DioChannel_GPIO0_B23_Ch12
810 
813 #define DioConf_DioChannel_GPIO0_B23_Ch13 ((Dio_ChannelType) 333U)
814 
815 #define GPIO0_B23_Ch13 DioConf_DioChannel_GPIO0_B23_Ch13
816 
819 #define DioConf_DioChannel_GPIO0_B23_Ch14 ((Dio_ChannelType) 334U)
820 
821 #define GPIO0_B23_Ch14 DioConf_DioChannel_GPIO0_B23_Ch14
822 
825 #define DioConf_DioChannel_GPIO0_B23_Ch15 ((Dio_ChannelType) 335U)
826 
827 #define GPIO0_B23_Ch15 DioConf_DioChannel_GPIO0_B23_Ch15
828 
831 #define DioConf_DioChannel_GPIO0_B23_Ch16 ((Dio_ChannelType) 336U)
832 
833 #define GPIO0_B23_Ch16 DioConf_DioChannel_GPIO0_B23_Ch16
834 
837 #define DioConf_DioChannel_GPIO0_B23_Ch17 ((Dio_ChannelType) 337U)
838 
839 #define GPIO0_B23_Ch17 DioConf_DioChannel_GPIO0_B23_Ch17
840 
843 #define DioConf_DioChannel_GPIO0_B23_Ch18 ((Dio_ChannelType) 338U)
844 
845 #define GPIO0_B23_Ch18 DioConf_DioChannel_GPIO0_B23_Ch18
846 
849 #define DioConf_DioChannel_GPIO0_B23_Ch19 ((Dio_ChannelType) 339U)
850 
851 #define GPIO0_B23_Ch19 DioConf_DioChannel_GPIO0_B23_Ch19
852 
855 #define DioConf_DioChannel_GPIO0_B23_Ch20 ((Dio_ChannelType) 340U)
856 
857 #define GPIO0_B23_Ch20 DioConf_DioChannel_GPIO0_B23_Ch20
858 
861 #define DioConf_DioChannel_GPIO0_B23_Ch21 ((Dio_ChannelType) 341U)
862 
863 #define GPIO0_B23_Ch21 DioConf_DioChannel_GPIO0_B23_Ch21
864 
867 #define DioConf_DioChannel_GPIO0_B23_Ch22 ((Dio_ChannelType) 342U)
868 
869 #define GPIO0_B23_Ch22 DioConf_DioChannel_GPIO0_B23_Ch22
870 
873 #define DioConf_DioChannel_GPIO0_B23_Ch23 ((Dio_ChannelType) 343U)
874 
875 #define GPIO0_B23_Ch23 DioConf_DioChannel_GPIO0_B23_Ch23
876 
879 #define DioConf_DioChannel_GPIO0_B23_Ch24 ((Dio_ChannelType) 344U)
880 
881 #define GPIO0_B23_Ch24 DioConf_DioChannel_GPIO0_B23_Ch24
882 
885 #define DioConf_DioChannel_GPIO0_B23_Ch25 ((Dio_ChannelType) 345U)
886 
887 #define GPIO0_B23_Ch25 DioConf_DioChannel_GPIO0_B23_Ch25
888 
891 #define DioConf_DioChannel_GPIO0_B23_Ch26 ((Dio_ChannelType) 346U)
892 
893 #define GPIO0_B23_Ch26 DioConf_DioChannel_GPIO0_B23_Ch26
894 
897 #define DioConf_DioChannel_GPIO0_B23_Ch27 ((Dio_ChannelType) 347U)
898 
899 #define GPIO0_B23_Ch27 DioConf_DioChannel_GPIO0_B23_Ch27
900 
904 #define DioConf_DioChannel_CAN_TRCV_MAIN_DOMAIN_4_9_11 ((Dio_ChannelType) 348U)
905 
906 #define CAN_TRCV_MAIN_DOMAIN_4_9_11 DioConf_DioChannel_CAN_TRCV_MAIN_DOMAIN_4_9_11
907 
910 #define DioConf_DioChannel_GPIO0_B23_Ch29 ((Dio_ChannelType) 349U)
911 
912 #define GPIO0_B23_Ch29 DioConf_DioChannel_GPIO0_B23_Ch29
913 
916 #define DioConf_DioChannel_GPIO0_B23_Ch30 ((Dio_ChannelType) 350U)
917 
918 #define GPIO0_B23_Ch30 DioConf_DioChannel_GPIO0_B23_Ch30
919 
922 #define DioConf_DioChannel_GPIO0_B23_Ch31 ((Dio_ChannelType) 351U)
923 
924 #define GPIO0_B23_Ch31 DioConf_DioChannel_GPIO0_B23_Ch31
925 
928 #define DioConf_DioChannel_GPIO0_B45_Ch0 ((Dio_ChannelType) 352U)
929 
930 #define GPIO0_B45_Ch0 DioConf_DioChannel_GPIO0_B45_Ch0
931 
934 #define DioConf_DioChannel_GPIO0_B45_Ch1 ((Dio_ChannelType) 353U)
935 
936 #define GPIO0_B45_Ch1 DioConf_DioChannel_GPIO0_B45_Ch1
937 
940 #define DioConf_DioChannel_GPIO0_B45_Ch2 ((Dio_ChannelType) 354U)
941 
942 #define GPIO0_B45_Ch2 DioConf_DioChannel_GPIO0_B45_Ch2
943 
946 #define DioConf_DioChannel_GPIO0_B45_Ch3 ((Dio_ChannelType) 355U)
947 
948 #define GPIO0_B45_Ch3 DioConf_DioChannel_GPIO0_B45_Ch3
949 
952 #define DioConf_DioChannel_GPIO0_B45_Ch4 ((Dio_ChannelType) 356U)
953 
954 #define GPIO0_B45_Ch4 DioConf_DioChannel_GPIO0_B45_Ch4
955 
958 #define DioConf_DioChannel_GPIO0_B45_Ch5 ((Dio_ChannelType) 357U)
959 
960 #define GPIO0_B45_Ch5 DioConf_DioChannel_GPIO0_B45_Ch5
961 
964 #define DioConf_DioChannel_GPIO0_B45_Ch6 ((Dio_ChannelType) 358U)
965 
966 #define GPIO0_B45_Ch6 DioConf_DioChannel_GPIO0_B45_Ch6
967 
970 #define DioConf_DioChannel_GPIO0_B45_Ch7 ((Dio_ChannelType) 359U)
971 
972 #define GPIO0_B45_Ch7 DioConf_DioChannel_GPIO0_B45_Ch7
973 
976 #define DioConf_DioChannel_GPIO0_B45_Ch8 ((Dio_ChannelType) 360U)
977 
978 #define GPIO0_B45_Ch8 DioConf_DioChannel_GPIO0_B45_Ch8
979 
982 #define DioConf_DioChannel_GPIO0_B45_Ch9 ((Dio_ChannelType) 361U)
983 
984 #define GPIO0_B45_Ch9 DioConf_DioChannel_GPIO0_B45_Ch9
985 
988 #define DioConf_DioChannel_GPIO0_B45_Ch10 ((Dio_ChannelType) 362U)
989 
990 #define GPIO0_B45_Ch10 DioConf_DioChannel_GPIO0_B45_Ch10
991 
994 #define DioConf_DioChannel_GPIO0_B45_Ch11 ((Dio_ChannelType) 363U)
995 
996 #define GPIO0_B45_Ch11 DioConf_DioChannel_GPIO0_B45_Ch11
997 
1000 #define DioConf_DioChannel_GPIO0_B45_Ch12 ((Dio_ChannelType) 364U)
1001 
1002 #define GPIO0_B45_Ch12 DioConf_DioChannel_GPIO0_B45_Ch12
1003 
1006 #define DioConf_DioChannel_GPIO0_B45_Ch13 ((Dio_ChannelType) 365U)
1007 
1008 #define GPIO0_B45_Ch13 DioConf_DioChannel_GPIO0_B45_Ch13
1009 
1012 #define DioConf_DioChannel_GPIO0_B45_Ch14 ((Dio_ChannelType) 366U)
1013 
1014 #define GPIO0_B45_Ch14 DioConf_DioChannel_GPIO0_B45_Ch14
1015 
1018 #define DioConf_DioChannel_GPIO0_B45_Ch15 ((Dio_ChannelType) 367U)
1019 
1020 #define GPIO0_B45_Ch15 DioConf_DioChannel_GPIO0_B45_Ch15
1021 
1024 #define DioConf_DioChannel_GPIO0_B45_Ch16 ((Dio_ChannelType) 368U)
1025 
1026 #define GPIO0_B45_Ch16 DioConf_DioChannel_GPIO0_B45_Ch16
1027 
1030 #define DioConf_DioChannel_GPIO0_B45_Ch17 ((Dio_ChannelType) 369U)
1031 
1032 #define GPIO0_B45_Ch17 DioConf_DioChannel_GPIO0_B45_Ch17
1033 
1036 #define DioConf_DioChannel_GPIO0_B45_Ch18 ((Dio_ChannelType) 370U)
1037 
1038 #define GPIO0_B45_Ch18 DioConf_DioChannel_GPIO0_B45_Ch18
1039 
1042 #define DioConf_DioChannel_GPIO0_B45_Ch19 ((Dio_ChannelType) 371U)
1043 
1044 #define GPIO0_B45_Ch19 DioConf_DioChannel_GPIO0_B45_Ch19
1045 
1048 #define DioConf_DioChannel_GPIO0_B45_Ch20 ((Dio_ChannelType) 372U)
1049 
1050 #define GPIO0_B45_Ch20 DioConf_DioChannel_GPIO0_B45_Ch20
1051 
1054 #define DioConf_DioChannel_GPIO0_B45_Ch21 ((Dio_ChannelType) 373U)
1055 
1056 #define GPIO0_B45_Ch21 DioConf_DioChannel_GPIO0_B45_Ch21
1057 
1060 #define DioConf_DioChannel_GPIO0_B45_Ch22 ((Dio_ChannelType) 374U)
1061 
1062 #define GPIO0_B45_Ch22 DioConf_DioChannel_GPIO0_B45_Ch22
1063 
1066 #define DioConf_DioChannel_GPIO0_B45_Ch23 ((Dio_ChannelType) 375U)
1067 
1068 #define GPIO0_B45_Ch23 DioConf_DioChannel_GPIO0_B45_Ch23
1069 
1072 #define DioConf_DioChannel_GPIO0_B45_Ch24 ((Dio_ChannelType) 376U)
1073 
1074 #define GPIO0_B45_Ch24 DioConf_DioChannel_GPIO0_B45_Ch24
1075 
1078 #define DioConf_DioChannel_GPIO0_B45_Ch25 ((Dio_ChannelType) 377U)
1079 
1080 #define GPIO0_B45_Ch25 DioConf_DioChannel_GPIO0_B45_Ch25
1081 
1084 #define DioConf_DioChannel_GPIO0_B45_Ch26 ((Dio_ChannelType) 378U)
1085 
1086 #define GPIO0_B45_Ch26 DioConf_DioChannel_GPIO0_B45_Ch26
1087 
1090 #define DioConf_DioChannel_GPIO0_B45_Ch27 ((Dio_ChannelType) 379U)
1091 
1092 #define GPIO0_B45_Ch27 DioConf_DioChannel_GPIO0_B45_Ch27
1093 
1096 #define DioConf_DioChannel_GPIO0_B45_Ch28 ((Dio_ChannelType) 380U)
1097 
1098 #define GPIO0_B45_Ch28 DioConf_DioChannel_GPIO0_B45_Ch28
1099 
1102 #define DioConf_DioChannel_GPIO0_B45_Ch29 ((Dio_ChannelType) 381U)
1103 
1104 #define GPIO0_B45_Ch29 DioConf_DioChannel_GPIO0_B45_Ch29
1105 
1108 #define DioConf_DioChannel_GPIO0_B45_Ch30 ((Dio_ChannelType) 382U)
1109 
1110 #define GPIO0_B45_Ch30 DioConf_DioChannel_GPIO0_B45_Ch30
1111 
1114 #define DioConf_DioChannel_GPIO0_B45_Ch31 ((Dio_ChannelType) 383U)
1115 
1116 #define GPIO0_B45_Ch31 DioConf_DioChannel_GPIO0_B45_Ch31
1117 
1120 #define DioConf_DioChannel_GPIO1_B01_Ch0 ((Dio_ChannelType) 432U)
1121 
1122 #define GPIO1_B01_Ch0 DioConf_DioChannel_GPIO1_B01_Ch0
1123 
1126 #define DioConf_DioChannel_GPIO1_B01_Ch1 ((Dio_ChannelType) 433U)
1127 
1128 #define GPIO1_B01_Ch1 DioConf_DioChannel_GPIO1_B01_Ch1
1129 
1132 #define DioConf_DioChannel_GPIO1_B01_Ch2 ((Dio_ChannelType) 434U)
1133 
1134 #define GPIO1_B01_Ch2 DioConf_DioChannel_GPIO1_B01_Ch2
1135 
1138 #define DioConf_DioChannel_GPIO1_B01_Ch3 ((Dio_ChannelType) 435U)
1139 
1140 #define GPIO1_B01_Ch3 DioConf_DioChannel_GPIO1_B01_Ch3
1141 
1144 #define DioConf_DioChannel_GPIO1_B01_Ch4 ((Dio_ChannelType) 436U)
1145 
1146 #define GPIO1_B01_Ch4 DioConf_DioChannel_GPIO1_B01_Ch4
1147 
1150 #define DioConf_DioChannel_GPIO1_B01_Ch5 ((Dio_ChannelType) 437U)
1151 
1152 #define GPIO1_B01_Ch5 DioConf_DioChannel_GPIO1_B01_Ch5
1153 
1156 #define DioConf_DioChannel_GPIO1_B01_Ch6 ((Dio_ChannelType) 438U)
1157 
1158 #define GPIO1_B01_Ch6 DioConf_DioChannel_GPIO1_B01_Ch6
1159 
1162 #define DioConf_DioChannel_GPIO1_B01_Ch7 ((Dio_ChannelType) 439U)
1163 
1164 #define GPIO1_B01_Ch7 DioConf_DioChannel_GPIO1_B01_Ch7
1165 
1168 #define DioConf_DioChannel_GPIO1_B01_Ch8 ((Dio_ChannelType) 440U)
1169 
1170 #define GPIO1_B01_Ch8 DioConf_DioChannel_GPIO1_B01_Ch8
1171 
1174 #define DioConf_DioChannel_GPIO1_B01_Ch9 ((Dio_ChannelType) 441U)
1175 
1176 #define GPIO1_B01_Ch9 DioConf_DioChannel_GPIO1_B01_Ch9
1177 
1180 #define DioConf_DioChannel_GPIO1_B01_Ch10 ((Dio_ChannelType) 442U)
1181 
1182 #define GPIO1_B01_Ch10 DioConf_DioChannel_GPIO1_B01_Ch10
1183 
1186 #define DioConf_DioChannel_GPIO1_B01_Ch11 ((Dio_ChannelType) 443U)
1187 
1188 #define GPIO1_B01_Ch11 DioConf_DioChannel_GPIO1_B01_Ch11
1189 
1192 #define DioConf_DioChannel_GPIO1_B01_Ch12 ((Dio_ChannelType) 444U)
1193 
1194 #define GPIO1_B01_Ch12 DioConf_DioChannel_GPIO1_B01_Ch12
1195 
1198 #define DioConf_DioChannel_GPIO1_B01_Ch13 ((Dio_ChannelType) 445U)
1199 
1200 #define GPIO1_B01_Ch13 DioConf_DioChannel_GPIO1_B01_Ch13
1201 
1204 #define DioConf_DioChannel_GPIO1_B01_Ch14 ((Dio_ChannelType) 446U)
1205 
1206 #define GPIO1_B01_Ch14 DioConf_DioChannel_GPIO1_B01_Ch14
1207 
1210 #define DioConf_DioChannel_GPIO1_B01_Ch15 ((Dio_ChannelType) 447U)
1211 
1212 #define GPIO1_B01_Ch15 DioConf_DioChannel_GPIO1_B01_Ch15
1213 
1216 #define DioConf_DioChannel_GPIO1_B01_Ch16 ((Dio_ChannelType) 448U)
1217 
1218 #define GPIO1_B01_Ch16 DioConf_DioChannel_GPIO1_B01_Ch16
1219 
1222 #define DioConf_DioChannel_GPIO1_B01_Ch17 ((Dio_ChannelType) 449U)
1223 
1224 #define GPIO1_B01_Ch17 DioConf_DioChannel_GPIO1_B01_Ch17
1225 
1228 #define DioConf_DioChannel_GPIO1_B01_Ch18 ((Dio_ChannelType) 450U)
1229 
1230 #define GPIO1_B01_Ch18 DioConf_DioChannel_GPIO1_B01_Ch18
1231 
1234 #define DioConf_DioChannel_GPIO1_B01_Ch19 ((Dio_ChannelType) 451U)
1235 
1236 #define GPIO1_B01_Ch19 DioConf_DioChannel_GPIO1_B01_Ch19
1237 
1240 #define DioConf_DioChannel_GPIO1_B01_Ch20 ((Dio_ChannelType) 452U)
1241 
1242 #define GPIO1_B01_Ch20 DioConf_DioChannel_GPIO1_B01_Ch20
1243 
1246 #define DioConf_DioChannel_GPIO1_B01_Ch21 ((Dio_ChannelType) 453U)
1247 
1248 #define GPIO1_B01_Ch21 DioConf_DioChannel_GPIO1_B01_Ch21
1249 
1252 #define DioConf_DioChannel_GPIO1_B01_Ch22 ((Dio_ChannelType) 454U)
1253 
1254 #define GPIO1_B01_Ch22 DioConf_DioChannel_GPIO1_B01_Ch22
1255 
1258 #define DioConf_DioChannel_GPIO1_B01_Ch23 ((Dio_ChannelType) 455U)
1259 
1260 #define GPIO1_B01_Ch23 DioConf_DioChannel_GPIO1_B01_Ch23
1261 
1264 #define DioConf_DioChannel_GPIO1_B01_Ch24 ((Dio_ChannelType) 456U)
1265 
1266 #define GPIO1_B01_Ch24 DioConf_DioChannel_GPIO1_B01_Ch24
1267 
1270 #define DioConf_DioChannel_GPIO1_B01_Ch25 ((Dio_ChannelType) 457U)
1271 
1272 #define GPIO1_B01_Ch25 DioConf_DioChannel_GPIO1_B01_Ch25
1273 
1276 #define DioConf_DioChannel_GPIO1_B01_Ch26 ((Dio_ChannelType) 458U)
1277 
1278 #define GPIO1_B01_Ch26 DioConf_DioChannel_GPIO1_B01_Ch26
1279 
1282 #define DioConf_DioChannel_GPIO1_B01_Ch27 ((Dio_ChannelType) 459U)
1283 
1284 #define GPIO1_B01_Ch27 DioConf_DioChannel_GPIO1_B01_Ch27
1285 
1288 #define DioConf_DioChannel_GPIO1_B01_Ch28 ((Dio_ChannelType) 460U)
1289 
1290 #define GPIO1_B01_Ch28 DioConf_DioChannel_GPIO1_B01_Ch28
1291 
1294 #define DioConf_DioChannel_GPIO1_B01_Ch29 ((Dio_ChannelType) 461U)
1295 
1296 #define GPIO1_B01_Ch29 DioConf_DioChannel_GPIO1_B01_Ch29
1297 
1300 #define DioConf_DioChannel_GPIO1_B01_Ch30 ((Dio_ChannelType) 462U)
1301 
1302 #define GPIO1_B01_Ch30 DioConf_DioChannel_GPIO1_B01_Ch30
1303 
1306 #define DioConf_DioChannel_GPIO1_B01_Ch31 ((Dio_ChannelType) 463U)
1307 
1308 #define GPIO1_B01_Ch31 DioConf_DioChannel_GPIO1_B01_Ch31
1309 
1312 #define DioConf_DioChannel_GPIO1_B23_Ch0 ((Dio_ChannelType) 464U)
1313 
1314 #define GPIO1_B23_Ch0 DioConf_DioChannel_GPIO1_B23_Ch0
1315 
1318 #define DioConf_DioChannel_GPIO1_B23_Ch1 ((Dio_ChannelType) 465U)
1319 
1320 #define GPIO1_B23_Ch1 DioConf_DioChannel_GPIO1_B23_Ch1
1321 
1324 #define DioConf_DioChannel_GPIO1_B23_Ch2 ((Dio_ChannelType) 466U)
1325 
1326 #define GPIO1_B23_Ch2 DioConf_DioChannel_GPIO1_B23_Ch2
1327 
1330 #define DioConf_DioChannel_GPIO1_B23_Ch3 ((Dio_ChannelType) 467U)
1331 
1332 #define GPIO1_B23_Ch3 DioConf_DioChannel_GPIO1_B23_Ch3
1333 /* @} */
1334 
1335 
1336 
1337 
1338 /* Design : MCAL-5457, MCAL-5455*/
1349 #define DioConf_DioChannelGroup_WKUP_GPIO0_B01_Bit0_1_PTR ((const Dio_ChannelGroupType *)(DioConfig_WKUP_GPIO0_B01_ChannelGroupRef[0]))
1350 #define WKUP_GPIO0_B01_Bit0_1_PTR DioConf_DioChannelGroup_WKUP_GPIO0_B01_Bit0_1_PTR
1351 /* @} */
1352 
1359 #define DemConf_DemEventParameter_DIO_DEM_NO_EVENT (0xFFFFU)
1360 #define DIO_DEM_NO_EVENT DemConf_DemEventParameter_DIO_DEM_NO_EVENT
1361 
1362 /* DIO IO check Dem IDs */
1363 #ifndef DIO_WRITE_CHANNEL_EVENT_ID
1364  #define DIO_WRITE_CHANNEL_EVENT_ID (DemConf_DemEventParameter_DIO_WRITE_CHANNEL_EVENT_ID)
1365 #endif
1366 #ifndef DIO_WRITE_PORT_EVENT_ID
1367  #define DIO_WRITE_PORT_EVENT_ID (DemConf_DemEventParameter_DIO_WRITE_PORT_EVENT_ID)
1368 #endif
1369 
1370 /* @} */
1371 
1377 #define DIO_HW_UNIT_CNT (10U)
1378 
1379 /* GPIO Instance Ids */
1380 
1381 /* GPIO Instance Id: WAKEUP Domain 0*/
1382 #define DIO_INSTANCE_0 (0U)
1383 /* GPIO Instance Id: WAKEUP Domain 1*/
1384 #define DIO_INSTANCE_1 (1U)
1385 /* GPIO Instance Id: Main Domain 0*/
1386 #define DIO_INSTANCE_2 (2U)
1387 /* GPIO Instance Id: Main Domain 1*/
1388 #define DIO_INSTANCE_3 (3U)
1389 /* GPIO Instance Id: Main Domain 2*/
1390 #define DIO_INSTANCE_4 (4U)
1391 /* GPIO Instance Id: Main Domain 3*/
1392 #define DIO_INSTANCE_5 (5U)
1393 /* GPIO Instance Id: Main Domain 4*/
1394 #define DIO_INSTANCE_6 (6U)
1395 /* GPIO Instance Id: Main Domain 5*/
1396 #define DIO_INSTANCE_7 (7U)
1397 /* GPIO Instance Id: Main Domain 6*/
1398 #define DIO_INSTANCE_8 (8U)
1399 /* GPIO Instance Id: Main Domain 7*/
1400 #define DIO_INSTANCE_9 (9U)
1401 
1402 /* GPIO Instance Id: Max */
1403 #define DIO_MAX_INSTANCE_ID (DIO_INSTANCE_9)
1404 
1405 /* GPIO Instance Limits */
1406 /* GPIO Instance Limits: WAKEUP Domain 0*/
1407 #define DIO_MAX_PORT_ID_INSTANCE_0 (3U)
1408 /* GPIO Instance Limits: WAKEUP Domain 1*/
1409 #define DIO_MAX_PORT_ID_INSTANCE_1 (6U)
1410 /* GPIO Instance Limits: Main Domain 0*/
1411 #define DIO_MAX_PORT_ID_INSTANCE_2 (10U)
1412 /* GPIO Instance Limits: Main Domain 1*/
1413 #define DIO_MAX_PORT_ID_INSTANCE_3 (12U)
1414 /* GPIO Instance Limits: Main Domain 2*/
1415 #define DIO_MAX_PORT_ID_INSTANCE_4 (16U)
1416 /* GPIO Instance Limits: Main Domain 3*/
1417 #define DIO_MAX_PORT_ID_INSTANCE_5 (18U)
1418 /* GPIO Instance Limits: Main Domain 4*/
1419 #define DIO_MAX_PORT_ID_INSTANCE_6 (22U)
1420 /* GPIO Instance Limits: Main Domain 5*/
1421 #define DIO_MAX_PORT_ID_INSTANCE_7 (24U)
1422 /* GPIO Instance Limits: Main Domain 6*/
1423 #define DIO_MAX_PORT_ID_INSTANCE_8 (28U)
1424 /* GPIO Instance Limits: Main Domain 7*/
1425 #define DIO_MAX_PORT_ID_INSTANCE_9 (30U)
1426 
1427 /* GPIO Instance Pin Limits */
1428 /* GPIO Instance Pin Limits: WAKEUP Domain 0*/
1429 #define DIO_MAX_PIN_ID_INSTANCE_0 (144U)
1430 /* GPIO Instance Pin Limits: WAKEUP Domain 1*/
1431 #define DIO_MAX_PIN_ID_INSTANCE_1 (288U)
1432 /* GPIO Instance Pin Limits: Main Domain 0*/
1433 #define DIO_MAX_PIN_ID_INSTANCE_2 (432U)
1434 /* GPIO Instance Pin Limits: Main Domain 1*/
1435 #define DIO_MAX_PIN_ID_INSTANCE_3 (576U)
1436 /* GPIO Instance Pin Limits: Main Domain 2*/
1437 #define DIO_MAX_PIN_ID_INSTANCE_4 (720U)
1438 /* GPIO Instance Pin Limits: Main Domain 3*/
1439 #define DIO_MAX_PIN_ID_INSTANCE_5 (864U)
1440 /* GPIO Instance Pin Limits: Main Domain 4*/
1441 #define DIO_MAX_PIN_ID_INSTANCE_6 (1008U)
1442 /* GPIO Instance Pin Limits: Main Domain 5*/
1443 #define DIO_MAX_PIN_ID_INSTANCE_7 (1152U)
1444 /* GPIO Instance Pin Limits: Main Domain 6*/
1445 #define DIO_MAX_PIN_ID_INSTANCE_8 (1296U)
1446 /* GPIO Instance Pin Limits: Main Domain 7*/
1447 #define DIO_MAX_PIN_ID_INSTANCE_9 (1440U)
1448 
1449 #define DIO_UTILS_ARRAYSIZE(array) ((sizeof (array) / \
1450  sizeof ((array)[0])))
1451 
1452 /* ========================================================================== */
1453 /* Structures and Enums */
1454 /* ========================================================================== */
1455 typedef struct {
1456  uint8 regNum;
1457  uint8 numPins;
1460 
1461 /* ========================================================================== */
1462 /* Global Declarations */
1463 /* ========================================================================== */
1464 
1467 extern P2CONST(void, AUTOMATIC, DIO_CONST) DioConfig_WKUP_GPIO0_B01_ChannelGroupRef[1];
1468 
1471 extern P2CONST(void, AUTOMATIC, DIO_CONST) DioConfig_WKUP_GPIO0_B23_ChannelGroupRef[0];
1472 
1475 extern P2CONST(void, AUTOMATIC, DIO_CONST) DioConfig_GPIO0_B01_ChannelGroupRef[0];
1476 
1479 extern P2CONST(void, AUTOMATIC, DIO_CONST) DioConfig_GPIO0_B23_ChannelGroupRef[0];
1480 
1483 extern P2CONST(void, AUTOMATIC, DIO_CONST) DioConfig_GPIO0_B45_ChannelGroupRef[0];
1484 
1487 extern P2CONST(void, AUTOMATIC, DIO_CONST) DioConfig_GPIO1_B01_ChannelGroupRef[0];
1488 
1491 extern P2CONST(void, AUTOMATIC, DIO_CONST) DioConfig_GPIO1_B23_ChannelGroupRef[0];
1492 
1493 
1494 #if (STD_ON == DIO_DEV_ERROR_DETECT)
1495 
1496 
1497 
1498 
1499 
1500 
1501 
1502 
1503 
1504 
1505 
1506 
1507 
1508 
1509 
1511 extern CONST (uint32,DIO_CONST) Dio_ConfigValidChannelMask[30U];
1512 
1513 #endif /* (STD_ON == DIO_DEV_ERROR_DETECT) */
1514 
1516 extern const uint32 Dio_PortIdInstance[DIO_HW_UNIT_CNT + 1U];
1518 extern const uint32 Dio_Instance[DIO_HW_UNIT_CNT];
1520 extern const uint32 Dio_GPIOBaseAddr[DIO_HW_UNIT_CNT];
1521 
1522 /* ========================================================================== */
1523 /* Function Declarations */
1524 /* ========================================================================== */
1526 boolean Dio_isReservedPin(uint8 regNum, uint32 pinNum);
1527 
1528 #ifdef __cplusplus
1529 }
1530 #endif
1531 
1532 #endif /* #ifndef DIO_CFG_H_ */
1533 
1534 /* @} */
const uint32 Dio_Instance[DIO_HW_UNIT_CNT]
DIO Instance IDs.
const uint32 Dio_PortIdInstance[DIO_HW_UNIT_CNT+1U]
DIO Max Port ID Instance.
const void * DioConfig_GPIO0_B45_ChannelGroupRef[0]
Reference to channel group structure for GPIO0_B45 created at config time.
const uint32 Dio_GPIOBaseAddr[DIO_HW_UNIT_CNT]
Base Address of Dio Instances.
const void * DioConfig_GPIO1_B01_ChannelGroupRef[0]
Reference to channel group structure for GPIO1_B01 created at config time.
uint32 reservedPinStart
Definition: Dio_Cfg.h:1458
const void * DioConfig_GPIO1_B23_ChannelGroupRef[0]
Reference to channel group structure for GPIO1_B23 created at config time.
boolean Dio_isReservedPin(uint8 regNum, uint32 pinNum)
This function checks whether pin is reserved.
uint8 regNum
Definition: Dio_Cfg.h:1456
#define DIO_HW_UNIT_CNT
Total HW units or Instances.
Definition: Dio_Cfg.h:1377
const uint32 Dio_ConfigValidChannelMask[30U]
Channel mask for enabled pins in the available ports.
const void * DioConfig_GPIO0_B23_ChannelGroupRef[0]
Reference to channel group structure for GPIO0_B23 created at config time.
const void * DioConfig_WKUP_GPIO0_B23_ChannelGroupRef[0]
Reference to channel group structure for WKUP_GPIO0_B23 created at config time.
Definition: Dio_Cfg.h:1455
const void * DioConfig_GPIO0_B01_ChannelGroupRef[0]
Reference to channel group structure for GPIO0_B01 created at config time.
const void * DioConfig_WKUP_GPIO0_B01_ChannelGroupRef[1]
Reference to channel group structure for WKUP_GPIO0_B01 created at config time.
uint8 numPins
Definition: Dio_Cfg.h:1457